## High Performance Embedded Computing Workshop at MIT/LL (23-25 September 2003)

#### 1. Title: Hybrid Optical/Digital Processor for Radar Imaging

#### 2. Authors:

Mr. Keith Frampton
Essex Corporation
9150 Guilford Road
Columbia, MD 21046
301-953-7875
301-953-7880 (fax)
Frampton@EssexCorp.com
US Citizen

Mr. Patrick Stover
Annapolis Micro Systems, Inc.
190 Admiral Cochrane Dr.
Suite 130
Annapolis, MD 21401
410-841-2514
410-841-2518 (fax)
patrick.stover@annapmicro.com
US Citizen

#### 3. Author notation:

First: Mr. Keith Frampton Corresponding: Mr. Patrick Stover Presenting: Mr. Keith Frampton

#### 4. Presentation session:

Presentation does <u>not</u> need to be limited to the US Only session.

#### 5. Presentation format:

Authors prefer an oral presentation.

#### 6. Areas of work addressed:

- a. Embedded Computing for Global Sensors and Information Dominance
- b. Advanced Digital Front-End Processors
- c. Automated Tools for Embedded System Development


maintaining the data needed, and c including suggestions for reducing	nection of information is estimated to completing and reviewing the collect this burden, to Washington Headqu uld be aware that notwithstanding ar DMB control number.	ion of information. Send comments arters Services, Directorate for Info	s regarding this burden estimate or ormation Operations and Reports	or any other aspect of the contract of the con	his collection of information, Highway, Suite 1204, Arlington		
1. REPORT DATE	1. REPORT DATE 2. REPORT TYPE			3. DATES COVERED			
23 SEP 2003 N/A		N/A		-			
4. TITLE AND SUBTITLE			5a. CONTRACT NUMBER				
Hybrid Optical/Digital Processor for Radar Imaging				5b. GRANT NUMBER			
				5c. PROGRAM ELEMENT NUMBER			
6. AUTHOR(S)				5d. PROJECT NUMBER			
					5e. TASK NUMBER		
				5f. WORK UNIT NUMBER			
<b>Essex Corporation</b>	ZATION NAME(S) AND AE 9150 Guilford Road c. 190 Admiral Coch	d Columbia, MD 21	, <u>*</u>	8. PERFORMING REPORT NUMB	G ORGANIZATION ER		
9. SPONSORING/MONITO		10. SPONSOR/MONITOR'S ACRONYM(S)					
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)			
12. DISTRIBUTION/AVAII Approved for publ	LABILITY STATEMENT ic release, distributi	on unlimited					
	otes 94, HPEC-6-Vol 1 E o(7th). , The original		0	e Embedded	Computing		
14. ABSTRACT							
15. SUBJECT TERMS							
16. SECURITY CLASSIFIC		17. LIMITATION OF	18. NUMBER	19a. NAME OF			
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	- ABSTRACT UU	OF PAGES 36	RESPONSIBLE PERSON		

**Report Documentation Page** 

Form Approved OMB No. 0704-0188


#### 7. Abstract

Essex is developing a prototype hybrid optical/digital processor for radar image formation using wideband arbitrary waveforms. The processor is called the Advanced Optical Processor (AOP) and is a hybrid acousto-optic/digital processor that generates high dynamic range, range-Doppler images from wideband radar returns. This work is being funded by the Missile Defense Agency's office of Manufacturability and Producibility (MDA/MP) and will be tested at the MIT/LL Lexington Development The processor supports high resolution processing necessary for target discrimination and kill assessment by enabling the use of true arbitrary, wideband waveforms. The selected architecture combines the advantages of both embedded optical signal processing for the front-end receiver and embedded high-speed digital signal processing for the real-time post processing. This combination provides the capacity to process signals with 1 GHz of instantaneous bandwidth in a real-time environment without the need for wideband analog-to-digital converters (ADCs). This is achieved in a compact lightweight package that combines both an optical coherent channelizer and a WILDSTARII<sup>TM</sup> FPGA VME board from Annapolis Micro Systems that performs the real-time post processing. The AOP2 architecture is shown below:



**AOP2** Architecture


The AOP2 prototype hardware is shown below:



**AOP2 Prototype Hardware** 

The production hardware can easily fit into a single 6U card cage, as shown below,

without significant development costs.



**AOP Production Configuration** 

By removing complex software and custom digital hardware, the cost for this processor is significantly less than an "all-digital" solution, even in modest quantities. The cost effectiveness of this processor allows use at the sub-array level for desired operational flexibility and performance enhancements, such as beamforming and STAP.

The development of this processor has been accelerated with the use of the AMS CoreFire<sup>TM</sup> FPGA Application Builder. This tool has allowed the mapping of the post processing algorithms to the COTS AMS FPGA hardware with minimal effort. Selected AOP2 algorithms were running as a demonstration in the WildstarII<sup>TM</sup> for the AOP2 critical design review with just a few weeks of effort. CoreFire<sup>TM</sup> also provided a hardware-in-the-loop debugger that allowed us to insert test data into the designs in the FPGAs and then review the test vectors from the host as they ran through each part of the algorithm. The AMS hardware configuration is a 6U form factor with 3 Xilinx Virtex II<sup>TM</sup> 6000 series FPGAs. This WILDSTARII board also has two I/O daughter card positions providing in excess of 4 GB/s I/O bandwidth. The DSP algorithms running in this hardware include:

- 1. data formatting algorithms
- 2. calibration algorithms
- 3. range-compression algorithm
- 4. Doppler compression algorithm
- 5. data storage formatting
- 6. display formatting
- 7. system timing and control functions

The chosen hardware can perform these algorithms in real-time and is flexible such that changes in the algorithms are easily accommodated. There is no operating system required so integration issues with a single board VME control computer are minimal.

Presented in this paper will be the architecture description and integration of the optical and FPGA technologies, along with updated test results.



#### **ESSEX**



# Hybrid Optical/Digital Processor for Radar Imaging

23 September 2003

Keith Frampton
Essex Corporation
9150 Guilford Road
Columbia, MD 21046
301-953-7875

Frampton@essexcorp.com

Pat Stover
Annapolis Micro Systems
190 Admiral Cochrane Dr. Suite 130
Annapolis, MD 21401
410-841-2514

Patrick.stover@annapmicro.com

#### **Problem Statement and Solution**



#### • Problem:

- Projected BMD threat environment will have clutter and EMI
- LFM waveforms have limitations with these threats
- Desired advanced waveforms (chaotic, PRN\*, ...) are very processing intensive

#### • Solution:


- The advanced optical processor (AOP) generates range-Doppler images from advanced arbitrary waveforms
- AOP architecture incorporates:
  - Embedded optical signal processing
  - Embedded digital signal processing in FPGAs

#### **Program Objectives**



- Modernize the architecture, scaling to:
  - 1 GHz
  - Real-time operation
  - Full complex, single pass
  - Store images in real-time to disk
- Compact rack stackable configuration





HEPC 2003 September 23, 2003


#### **AOP 2 Performance Characteristics**




Pulse Width	10 ? sec to 50 msec		
Pulse Repetition Interval (PRI) Pulse Repetition Frequency (PRF)	100 usec minimum 10 kHz maximum		
Center Frequency	Tunable 5 GHz to 7 GHz (TBR)		
Bandwidth (-3dB)	1 GHz		
Stable Reference Frequency	10 MHz		
Post-Compression Dynamic Range (peak to RMS noise)	66 dB		
Spur Free Dynamic Range	85 dB for 128 coherently integrated pulses		
Range Resolution	0.15 meters		
SNR Loss vs. Range center	6 dB maximum @ +/- 76.7 meters relative to image center		
Range Bins	1024 bins (+/- 512 about image center)		
Range Extent	153 meters (+/-76.7 m about image center)		
Range Sidelobes (Hamming weighting)	-34 dB		
Frequency Response	3 dB uncorrected; 1 dB corrected		
RCS Repeatability	+/- 0.1 dB		
Phase Deviation from Linear in CPS	+/- 5 degrees		

#### Algorithm Functionality is Similar








#### **Process Flow**




Cross power spectra vs. time



**HEPC 2003 September 23, 2003** 


#### **AOP2 Functional Configuration**






#### AOP 2 Top Level System Diagram






### Radar Configuration with AOP2






#### Full Complex, Wideband Architecture





## Optics Module Mated With Camera Module ESSEX /





## **AOP2 Optics Module**






#### System Calibrations and Corrections



- Calibrations and corrections are required at various points in the processing chain
  - Correct radar and processor response
  - Obtain optimum performance



#### **AOP2 Hardware Configuration\***




Waveform generators

- Reference
- Return

Programmable LOs for tunable RF front-end

Real-time file system
UPS



#### **6U card cage**

- Controller card
- Optical module
- Post processing & Timing card


Power Meter
RF module
Power amplifiers

## **AOP Production Conceptual Configuration**




# Size reduced from ½ rack in AOP2 demonstration to ½ single 6U chassis:

- AWGs reduced to single chip for PRN codes
- Synthesizers reduced to fixed LOs
- Amplifiers reduced to single card
- No output data storage, data sent to radar post processing in real time




# Post Processing & Control Subsystem (PCS) ESSEX



#### PCS External Interfaces






**HEPC 2003 September 23, 2003** 

## Annapolis Micro Systems Wildstar II





#### FPGA based reconfigurable computing board




#### WILDSTAR™ II for VME & Fibre Channel 2 I/O Card










WILDSTAR™ II FPGA card


Fibre Channel 2 I/O Card daughter card






#### PE2 Data Processing






#### PE2 Allocated Memory Diagram











#### PE1 Allocated Memory Diagram






#### PE0 Functional Diagram






## PE0 Allocated Memory Diagram









# FPGA Design Time: CoreFire<sup>TM</sup> vs. VHDL





## Corefire Example






#### PCS Testing: CoreFire Debugger



CoreFire<sup>™</sup> Application Debugger includes windows for monitoring and manipulating data flow



View 0(0x0) for 128 DWORDs.

**HEPC 2003 September 23, 2003** 

#### Wildstar II FFT Example



#### **FFT Example Scenario**

CoreFire project for PE1

Data read from memory on Wildstar II board FFT operation

Data written to memory on Wildstar II board

Java program

Data read from file


Data written to memory on Wildstar II board
Data read from memory on Wildstar II board
Data written to file

• CoreFire Debugger

Kicks off the Wildstar II board processing Memory and register viewers show data during the processing


IView Tool

Compare output data file with expected results



#### Wildstar II FFT Example





Peak to RMS = 139 dB



- Essex has been able to implement an extremely complex, computationally intensive radar processing task in:
  - Embedded optical hardware and
  - Embedded DSP/FPGA hardware
- This approach saves space, development time, software, development costs and maintenance costs.
- The AOP hardware allows the use of new arbitrary classes of waveforms for improved ballistic missile discrimination.



## Wrap-up / Questions